Probing Context-Dependent Errors in Quantum Processors
نویسندگان
چکیده
منابع مشابه
Characterizing Errors in Quantum Information Processors
ERROR-free computation is an unattainable ideal, yet our world now contains many computers that appear error-free to their users. That such things are possible is explained by sophisticated theorems that demonstrate the possibility of efficiently reducing computational errors introduced by reasonably well-behaved noise. My thesis is about the problem of determining whether noise in prototype qu...
متن کاملQuantum Processors and Controllers
In this paper is presented an abstract theory of quantum processors and controllers, special kind of quantum computational network defined on a composite quantum system with two parts: the controlling and controlled subsystems. Such approach formally differs from consideration of quantum control as some external influence on a system using some set of Hamiltonians or quantum gates. The model of...
متن کاملUniversal Hybrid Quantum Processors
A quantum processor (the programmable gate array) is a quantum network with a ˇxed structure. A space of states is represented as tensor product of data and program registers. Different unitary operations with the data register correspond to ®loaded ̄ programs without any changing or ®tuning ̄ of network itself. Due to such property and undesirability of entanglement between program and data regi...
متن کاملCo-Processors for Quantum Devices
Quantum devices, from simple fixed-function tools to the ultimate goal of a universal quantum computer, will require high quality, frequent repetition of a small set of core operations, such as the preparation of entangled states. These tasks are perfectly suited to realisation by a co-processor or supplementary instruction set, as is common practice in modern CPUs. In this paper, we present tw...
متن کاملModelling and Mitigation of Soft-Errors in CMOS Processors
The topic of this thesis is about soft-errors in digital systems. Different aspects of soft-errors have been addressed here, including an accurate simulation model to emulate soft-errors in a gate-level net list, a simulation framework to study the impact of soft-errors in a VHDL design and an efficient architecture to minimize the impact of soft-errors in a DSP processor. The first two chapter...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Physical Review X
سال: 2019
ISSN: 2160-3308
DOI: 10.1103/physrevx.9.021045